### 32Mx72 DDR2 SDRAM iNTEGRATED Plastic Encapsulated Microcircuit

#### **FEATURES**


- DDR2 Data rate = 667, 533, 400
- Available in Industrial, Enhanced and Extended Temp
- Package
  - 255 Plastic Ball Grid Array (PBGA), 25 x 32mm
  - 1.27mm pitch
- Differential data strobe (DQS, DQS#) per byte
- Internal, pipelined, double data rate architecture
- 4-bit prefetch architecture
- DLL for alignment of DQ and DQS transitions with clock signal
- Four internal banks for concurrent operation (Per DDR2 SDRAM Die)
- Programmable Burst lengths: 4 or 8
- Auto Refresh and Self Refresh Modes
- On Die Termination (ODT)
- Adjustable data output drive strength
- 1.8V ±0.1V power supply and I/O (VCC/VCCQ)
- Programmable CAS latency: 3, 4, 5, or 6
- Posted CAS additive latency: 0, 1, 2, 3 or 4
- Write latency = Read latency 1\* tCK
- Organized as 32M x 72 w/ support for x80
- Weight: AS4DDR232M72PBG ~ 3.5 grams typical

NOTE: Self Refresh Mode available on Industrial and Enhanced temp. only

#### **BENEFITS**

- SPACE conscious PBGA defined for easy SMT manufacturability (50 mil ball pitch)
- Reduced part count
- 47% I/O reduction vs Individual CSP approach
- Reduced trace lengths for lower parasitic capacitance
- Suitable for hi-reliability applications
- Upgradable to 64M x 72 density (consult factory for info on AS4DDR264M72PBG)

#### **FUNCTIONAL BLOCK DIAGRAM**





## iPEM 2.4 Gb SDRAM-DDR2


Austin Semiconductor, Inc. AS4DDR232M72PBG

#### SDRAM-DDRII PINOUT TOP VIEW

Rev. A, 07/06 - X72/X80

Rev. B, 10/06 - X72/X80

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	_
а		DQ0	DQ14	DQ15	vss	vss	A9	A10	A11	A8	vccq	VCCQ	DQ16	DQ17	DQ31	vss	а
b	DQ1	DQ2	DQ12	DQ13	vss	vss	A0	A7	A6	A1	vcc	vcc	DQ18	DQ19	DQ29	DQ30	b
С	DQ3	DQ4	DQ10	DQ11	vcc	vcc	A2	<b>A</b> 5	A4	A3	vss	vss	DQ20	DQ21	DQ27	DQ28	С
d	DQ6	DQ5	DQ8	DQ9	vccq	vccq	A12/NC	DNU	DNU	DNU	vss	vss	DQ22	DQ23	DQ26	DQ25	d
е	DQ7	LDM0	VCC	UDM0	UDQS3	LDQS0	UDQS0	BA0	BA1	LDQS1	UDQS1	VREF	LDM1	vss	NC	DQ24	е
f	CAS0\	WE0\	vcc	CLK0	LDQS3	UDQS3\	LDQS0\	UDQS0\	NC	UDQS1\	LDQS1\	RAS1\	WE1\	vss	UDM1	CLK1	f
g	CS0\	RAS0\	vcc	CKE0	CLK0\	LDQS3\	VSSQ	vssq	VSSQ	vssq	NC	CAS1\	CS1\	vss	CLK1\	CKE1	g
h	vss	vss	vcc	vccq	vss	NC	VSSQ	vssq	VSSQ	vssq	NC	vcc	vss	vss	vccq	vcc	h
j	vss	vss	vcc	VCCQ	vss	NC	VSSQ	vssq	VSSQ	vssq	NC	vcc	vss	vss	vccq	vcc	j
k	CLK3\	CKE3	vcc	CS3\	LDQS4	UDQS4\	VSSQ	vssq	VSSQ	vssq	NC	CLK2\	CKE2	vss	RAS2\	CS2\	k
ı	NC	CLK3	vcc	CAS3\	RAS3\	ODT	LDQS4\	NC	NC	LDQS2\	UDQS2\	LDQS2	CLK2	vss	WE2\	CAS2\	ı
m	DQ56	UDM3	vcc	WE3\	LDM3	CKE4	UDM4	CLK4	CAS4\	WE4\	RAS4\	CS4\	UDM2	vss	LDM2	DQ39	m
n	DQ57	DQ58	DQ55	DQ54	UDQS4	CLK4\	DQ73	DQ72	DQ71	DQ70	LDM4	UDQS2	DQ41	DQ40	DQ37	DQ38	n
р	DQ60	DQ59	DQ53	DQ52	vss	vss	DQ75	DQ74	DQ69	DQ68	vcc	vcc	DQ43	DQ42	DQ36	DQ35	р
r	DQ62	DQ61	DQ51	DQ50	vcc	vcc	DQ77	DQ76	DQ67	DQ66	vss	vss	DQ45	DQ44	DQ34	DQ33	r
t	vss	DQ63	DQ49	DQ48	VCCQ	VCCQ	DQ79	DQ78	DQ65	DQ64	vss	vss	DQ47	DQ46	DQ32	VCC	t
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		•



### AUSTIN

# iPEM 2.4 Gb SDRAM-DDR2 Austin Semiconductor, Inc. AS4DDR232M72PBG

BGA Locations	Symbol	Type	Description
	ODT	CNTL Input	On-Die-Termination: Registered High enables on data bus termination
F4, F16, G5, G15, K12	CKx, CKx\	CNTL Input	Differential input clocks, one set for each x16bits
L13, L2, K1, M8, N6	orad, orad,	0 <u>=</u> put	2.110101.11da 11.pat 010016, 0110 000117.1102.10
G4, G16, K13, M6, K2	CKEx	CNTL Input	Clock enable which activates all on silicon clocking circuitry
G1, G13, K16, K4, M12	CSx\	CNTL Input	Chip Selects, one for each 16 bits of the data bus width
F12, G2, K15, L5, M11	RASx\	CNTL Input	Command input which along with CAS WE\ and CS\ define operations
F1, G12, M9, L16, L4,	CASx\	CNTL Input	Command input which along with RAS WE\ and CS\ define operations
F2, F13, L15, M4, M10	Wex\	CNTL Input	Command input which along with RAS CAS\ and CS\ define operations
E4, F15, M13, M7, M2	UDMx	CNTL Input	One Data Mask cntl. for each upper 8 bits of a x16 word
E2, E13, M15, M5, N11	LDMx	CNTL Input	One Data Mask cntl. For each lower 8 bits of a x16 word
E5, E7, E11, N12, N5	UDQSx	CNTL Input	Data Strobe input for upper byte of each x16 word
F6, F8, F10, K6, L11	UDQSx\	CNTL Input	Differential input of UDQSx, only used when Differential DQS mode is enabled
E6, E10, F5, K5, L12	LDQSx	CNTL Input	Data Strobe input for lower byte of each x16 word
F7, F11, G6, L7, L10	LDQSx\	CNTL Input	Differential input of LDQSx, only used when Differential DQS mode is enabled
A7, A8, A9, A10, B7,	Ax	Input	Array Address inputs providing ROW addresses for Active commands, and
B8, B9, B10, C7, C8,			the column address and auto precharge bit (A10) for READ/WRITE commands
C9, C10, D7			
D8, D9, D10	DNU	Future Input	
E8, E9	BA0, BA1	Input	Bank Address inputs
A2, A3, A4, A13, A14,	DQx	Input/Output	Data bidirectional input/Output pins
A15, B1, B2, B3, B4,			
B13, B14, B15, B16, C1, C2, C3, C4, C13,			
C14, C15, C16, D1, D2,			
D3, D4, D13, D14, D15,			
D16, E1, E16, M1, M16,			
N1, N2, N3, N4, N7, N8,			
N9, N10, N13, N14,			
N15, N16, PP1, P2, P3,			
P4, P7, P8, P9, P10,			
P13, P14, P15, P16,			
R1, R2, R3, R4, R7, R8, R9, R10, R13, R14,			
R15, R16, T2, T3, T4,			
T7, T8, T9, T10, T13,			
T14, T15			
E12	Vref	Supply	SSTL_18 Voltage Reference
B11, B12, C5, C6,E3,	VCC	Supply	Core Power Supply
F3, G3, H3, H12, H16,			
J3, J12, J16, K3, L3,			
M3, P11, P12, R5, R6,			
T16 A11, A12, D5, D6, H4,	VCCQ	Supply	I/O Power
H15, J4, J15, T5, T6	VCCQ	Supply	I/O I OWEI
A5, A6, A16, B5, B6,	vss	Supply	Core Ground return
C11, C12, D11, D12,		1- 1- 3	
E14, F14, G14, H1, H2,			
H14, J1, J2, J5, J13,			
J14, K14, L14, M14, P5,			
P6, R11, R12, T1, T11,			
T12, H5, H13 G7, G8, G9, G10, H7,	Veco	Cummb.	I/O Ground return
H8, H9, H10, J7, J8, J9,	VSSQ	Supply	I/O Ground return
J10, K7, K8, K9, K10			
E15, F9, G11, H6, H11,	NC		No connection
J6, J11, K11, L1, L8, L9,			
A1	UNPOPULATED		Unpopulated ball matrix location (location registration aid)

#### **DESCRIPTION**

The 2.4Gb DDR2 SDRAM, a high-speed CMOS, dynamic random-access memory containing 2,684,354,560 bits. Each of the five chips in the MCP are internally configured as 4-bank DRAM. The block diagram of the device is shown in Figure 2. Ball assignments and are shown in Figure 3.

The 2.4Gb DDR2 SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4*n*-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access for the x72 DDR2 SDRAM effectively consists of a single 4*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. There are strobes, one for the lower byte (LDQS, LDQS#) and one for the upper byte (UDQS, UDQS#).

The MCP DDR2 SDRAM operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR2 SDRAM provides for programmable read or write burst lengths of four or eight locations. DDR2 SDRAM supports interrupting a burst read of eight with another read, or a burst write of eight with another write.

An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAMs, the pipelined, multibank architecture of DDR2 SDRAMs allows for concurrent operation, thereby providing high, effective bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving power-down mode.

All inputs are compatible with the JEDEC standard for SSTL\_18. All full drive-strength outputs are SSTL\_18-compatible.

#### **GENERAL NOTES**

- The functionality and the timing specifications discussed in this data sheet are for the DLLenabled mode of operation.
- Throughout the data sheet, the various figures and text refer to DQs as ¡°DQ.¡± The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, each chip is divided into 2 bytes, the lower byte and upper byte. For the lower byte (DQ0"CDQ7), DM refers to LDM and DQS refers to LDQS. For the upper byte (DQ8"CDQ15), DM refers to UDM and DQS refers to UDQS.
- Complete functionality is described throughout the document and any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.

#### INITIALIZATION

DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. The following sequence is required for power up and initialization and is shown in Figure 4 on page 8.

1. Applying power; if CKE is maintained below 0.2 x  $V_{\text{CCQ}}$ , outputs remain disabled. To guarantee  $R_{\text{TT}}$  (ODT resistance) is off,  $V_{\text{REF}}$  must be valid and a low level must be applied to the ODT ball (all other inputs may be undefined, I/Os and outputs must be less than  $V_{\text{CCQ}}$  during voltage ramp time to avoid DDR2 SDRAM device latch-up). At least one of the

# AUSTIN 2.4 Gb SDRAM-DDR2 Austin Semiconductor, Inc. AS4DDR232M72PBG


following two sets of conditions (A or B) must be met to obtain a stable supply state (stable supply defi ned as  $V_{\rm CC},\ V_{\rm CCQ},\ V_{\rm REF},\$ and  $\ V_{\rm TT}$  are between their minimum and maximum values as stated in Table20);

- A. (single power source) The  $V_{\rm CC}$  voltage ramp from 300mV to  $V_{\rm CC}$  (MIN) must take no longer than 200ms; during the  $V_{\rm CC}$  voltage ramp, |VCC VCCQ|  $\pm$  0.3V. Once supply voltage ramping is complete (when  $V_{\rm CCQ}$  crosses  $V_{\rm CC}$  (MIN)), Table 20 specifications apply.
  - $\bullet~\rm V_{\rm cc}, \rm V_{\rm ccq}$  are driven from a single power converter output
  - $V_{TT}$  is limited to 0.95V MAX
  - $V_{REF}$  tracks  $V_{CCQ/2}$ ;  $V_{REF}$  must be within  $\pm\,0.3V$  with respect to  $V_{CCQ/2}$  during supply ramp time
  - $V_{CCQ} \ge V_{REF}$  at all times
- B. (multiple power sources)  $V_{\rm CC} > V_{\rm CCQ}$  must be maintained during supply voltage ramping, for both AC and DC levels, until supply voltage ramping completes ( $V_{\rm CCQ}$  crosses  $V_{\rm CC}$  [MIN]). Once supply voltage ramping is complete, Table 20 specifications apply.
  - Apply V<sub>cc</sub> before or at the same time as V<sub>ccq</sub>; V<sub>cc</sub> voltage ramp time must be ≤ 200ms from when V<sub>cc</sub> ramps from 300mV to V<sub>cc</sub> (MIN)
  - Apply V<sub>CCQ</sub> before or at the same time as V<sub>TT</sub>; the V<sub>CCQ</sub> voltage ramp time from when V<sub>CC</sub> (MIN) is achieved to when V<sub>CCQ</sub> (MIN) is achieved must be ≤500ms; while V<sub>CC</sub> is ramping, current can be supplied from V<sub>CC</sub> through the device to V<sub>CCQ</sub>
     VREF must track VCCQ/2, VREF must be within
  - VREF must track VCCQ/2, VREF must be within ± 0.3V with respect to V<sub>CCQ/2</sub> during supply ramp time; V<sub>CCQ</sub> > V<sub>REF</sub> must be met at all times
  - time;  $V_{CCQ} > V_{REF}$  must be met at all times • Apply  $V_{TT}$ ; The  $V_{TT}$  voltage ramp time from when  $V_{CCQ}$  (MIN) is achieved to when  $V_{TT}$  (MIN) is achieved must be no greater than 500ms

- For a minimum of 200 μs after stable power nd clock (CK, CK#), apply NOP or DESELECT commands and take CKE HIGH.
- Wait a minimum of 400ns, then issue a PRECHARGE ALL command.
- Issue an LOAD MODE command to the EMR(2). (To issue an EMR(2) command, provide LOW to BA0, provide HIGH to BA1.)
- Issue a LOAD MODE command to the EMR(3). (To issue an EMR(3) command, provide HIGH to BA0 and BA1.)
- Issue an LOAD MODE command to the EMR to enable DLL. To issue a DLL ENABLE command, provide LOW to BA1 and A0, provide HIGH to BA0. Bits E7, E8, and E9 can be set to "0" or "1"; Micron recommends setting them to "0".
- Issue a LOAD MODE command for DLL RESET. 200 cycles of clock input is required to lock the DLL. (To issue a DLL RESET, provide HIGH to A8 and provide LOW to BA1, and BA0.) CKE must be HIGH the entire time.
- 8. Issue PRECHARGE ALL command.
- Issue two or more REFRESH commands, followed by a dummy WRITE.

#### FIGURE 4 - POWER-UP AND INITIALIZATION

Notes appear on page 7



# AUSTIN 2.4 Gb SDRAM-DDR2 Austin Semiconductor, Inc. AS4DDR232M72PBG

#### NOTES:

- 1. Applying power; if CKE is maintained below 0.2 x VCCQ, outputs remain disabled. To guarantee RTT (ODT resistance) is off, VREF must be valid and a low level must be applied to the ODT ball (all other inputs may be undefined, I/Os and outputs must be less than VCCQ during voltage ramp time to avoid DDR2 SDRAM device latch-up). At least one of the following two sets of conditions (A or B) must be met to obtain a stable supply state (stable supply defined as VCC, VCCQ,VREF, and VTT are between their minimum and maximum values as stated in DC Operating Conditions table):
  - A. (single power source) The VCC voltage ramp from 300mV to VCC(MIN) must take no longer than 200ms; during the VCC voltage ramp, |VCC VCCQ| < 0.3V. Once supply voltage ramping is complete (when VCCQ crosses VCC (MIN), DC Operating Conditions table specifications apply.
    - VCC, VCCQ are driven from a single power converter output
    - VTT is limited to 0.95V MAX
    - VREF tracks VCCQ/2; VREF must be within ±3V with respect to VCCQ/2 during supply ramp time.
    - VCCQ > VREF at all times
  - B. (multiple power sources) VCC e" VCCQ must be maintained during supply voltage ramping, for both AC and DC levels, until supply voltage ramping completes (VCCQ crosses VCC [MIN]). Once supply voltage ramping is complete, DC Operating Conditions table specifications apply.
    - Apply VCC before or at the same time as VCCQ; VCC voltage ramp time must be < 200ms from when VCC ramps from 300mV to VCC (MIN)
    - Apply VCCQ before or at the same time as VTT; the VCCQ voltage ramp time from when VCC (MIN) is achieved to when VCCQ (MIN) is achieved must be < 500ms; while VCC is ramping, current can be supplied from VCC through the device to VCCQ</li>
    - VREF must track VCCQ/2, VREF must be within ±0.3V with respect to VCCQ/2 during supply ramp time; VCCQ > VREF must be met at all times
    - Apply VTT; The VTT voltage ramp time from when VCCQ (MIN) is achieved to when VTT (MIN) is achieved must be no greater than 500ms
- 2. For a minimum of  $200\mu s$  after stable power and clock (CK, CK#), apply NOP or DESELECT commands and take CKE HIGH.

- 3. Wait a minimum of 400ns, then issue a PRECHARGE ALL command/
- Issue an LOAD MODE command to the EMR(2). (To issue an EMR(2) command, provide LOW to BA0, provide HIGH to BA1.)
- Issue a LOAD MODE command to the EMR(3). (To issue an EMR(3) command, provide HIGH to BA0 and BA1.)
- 6. Issue an LOAD MODE command to the EMR to enable DLL. To issue a DLL ENABLE command, provide LOW to BA1 and A0, provide HIGH to BA0. Bits E7, E8, and E9 can be set to "0" or "1"; Micron recommends setting them to "0."
- Issue a LOAD MODE command for DLL RESET. 200 cycles of clock input is required to lock the DLL. (To issue a DLL RESET, provide HIGH to A8 and provide LOW to BA1, and BA0.) CKE must be HIGH the entire time.
- 8. Issue PRECHARGE ALL command.
- Issue two or more REFRESH commands, followed by a dummy WRITE.
- Issue a LOAD MODE command with LOW to A8 to initialize device operation (i.e., to program operating parameters without resetting the DLL).
- Issue a LOAD MODE command to the EMR to enable OCD default by setting bits E7, E8, and E9 to "1," and then setting all other desired parameters.
- Issue a LOAD MODE command to the EMR to enable OCD exit
  by setting bits E7, E8, and E9 to "0," and then setting all other
  desired parameters.
- Issue a LOAD MODE command with LOW to A8 to initialize device operation (i.e., to program operating parameters without resetting the DLL).
- Issue a LOAD MODE command to the EMR to enable OCD default by setting bits E7,E8, and E9 to "1," and then setting all other desired parameters.
- 15. Issue a LOAD MODE command to the EMR to enable OCD exit by setting bits E7, E8, and E9 to "0," and then setting all other desired parameters. The DDR2 SDRAM is now initialized and ready for normal operation 200 clocks after DLL RESET (in step 7).

## iPEM 2.4 Gb SDRAM-DDR2 Austin Semiconductor, Inc. AS4DDR232M72PBG

#### MODE REGISTER (MR)

The mode register is used to define the specific mode of operation of the DDR2 SDRAM. This definition includes the selection of a burst length, burst type, CL, operating mode, DLL RESET, write recovery, and power-down mode, as shown in Figure 5. Contents of the mode register can be altered by re-executing the LOAD MODE (LM) command. If the user chooses to modify only a subset of the MR variables, all variables (M0–M14) must be programmed when the command is issued.

The mode register is programmed via the LM command (bits BA1-BA0 = 0, 0) and other bits (M12-M0) will retain the stored information until it is programmed again or the device loses power (except for bit M8, which is selfclearing). Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.


The LM command can only be issued (or reissued) when all banks are in the precharged state (idle state) and no bursts are in progress. The controller must wait the specified time <sub>1</sub>MRD before initiating any subsequent operations such as an ACTIVE command. Violating either of these requirements will result in unspecified operation.

#### **BURST LENGTH**

Burst length is defined by bits M0–M3, as shown in Figure 5. Read and write accesses to the DDR2 SDRAM are burst-oriented, with the burst length being programmable to either four or eight. The burst length dete rmines the maximum number of column locations that can be accessed for a given READ or WRITE command.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A2–Ai when BL = 4 and by A3–Ai when BL = 8 (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

#### FIGURE 5 - MODE REGISTER (MR) DEFINITION



#### **BURST TYPE**

Accesses within a given burst may be programmed to be either sequential or interleaved. The burst type is selected via bit M3, as shown in Figure 5. The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table 2. DDR2 SDRAM supports 4-bit burst mode and 8-bit burst mode only. For 8-bit burst mode, full interleave address ordering is supported; however, sequential address ordering is nibble-based.



## 2.4 Gb SDRAM-DDR2 Austin Semiconductor, Inc. AS4DDR232M72PBG

#### **TABLE 2 - BURST DEFINITION**

Burst	Starting	Colur	nn	Order of Access	0-1-2-3 1-0-3-2 2-3-0-1 3-2-1-0
Length	Addr	ess		Type = Sequential	Type = Interleaved
		<b>A</b> 1	A0		
		0	0	0-1-2-3	0-1-2-3
4	0		1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A2	<b>A</b> 1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

#### NOTES:

- For a burst length of two, A1-Ai select two-data-element block;
   A0 selects the starting column within the block.
- For a burst length of four, A2-Ai select four-data-element block; A0-1 select the starting column within the block.
- For a burst length of eight, A3-Ai select eight-data-element block; A0-2 select the starting column within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

#### **OPERATING MODE**

The normal operating mode is selected by issuing a command with bit M7 set to  $i^{\circ}0, j^{\pm}$  and all other bits set to the desired values, as shown in Figure 5. When bit M7 is "1," no other bits of the mode register are programmed. Programming bit M7 to  $i^{\circ}1, j^{\pm}$  places the DDR2 SDRAM into a test mode that is only used by the manufacturer and should not be used. No operation or functionality is guaranteed if M7 bit is "1."

#### **DLL RESET**

DLL RESET is defined by bit M8, as shown in Figure 5. Programming bit M8 to "1" will activate the DLL RESET function. Bit M8 is self-clearing, meaning it returns back to a value of  $j^{\circ}0j^{\pm}$  after the DLL RESET function has been issued.

Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the 'AC or 'DQSCK parameters.

#### WRITE RECOVERY

Write recovery (WR) time is defined by bits M9-M11, as shown in Figure 5. The WR register is used by the DDR2 SDRAM during WRITE with auto precharge operation. During WRITE with auto precharge operation, the DDR2 SDRAM delays the internal auto precharge operation by WR clocks (programmed in bits M9-M11) from the last data burst.

WR values of 2, 3, 4, 5, or 6 clocks may be used for programming bits M9-M11. The user is required to program the value of WR, which is calculated by dividing WR (in ns) by CK (in ns) and rounding up a non integer value to the next integer; WR [cycles] = WR [ns] / CK [ns]. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

#### **POWER-DOWN MODE**

Active power-down (PD) mode is defined by bit M12, as shown in Figure 5. PD mode allows the user to determine the active power-down mode, which determines performance versus power savings. PD mode bit M12 does not apply to precharge PD mode.

When bit M12 = 0, standard active PD mode or "fast-exit" active PD mode is enabled. The 'XARD parameter is used for fast-exit active PD exit timing. The DLL is expected to be enabled and running during this mode.

When bit M12 = 1, a lower-power active PD mode or "slowexit" active PD mode is enabled. The 'XARD parameter is used for slow-exit active PD exit timing. The DLL can be enabled, but "frozen" during active PD mode since the exit-to-READ command timing is relaxed. The power difference expected between PD normal and PD low-power mode is defined in the Icc table.

#### CAS LATENCY (CL)


The CAS latency (CL) is defined by bits M4-M6, as shown in Figure 5. CL is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The CL can be set to 3, 4, 5, or 6 clocks, depending on the speed grade option being used.

DDR2 SDRAM does not support any half-clock latencies. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

DDR2 SDRAM also supports a feature called posted CAS additive latency (AL). This feature allows the READ command to be issued prior to tRCD (MIN) by delaying the internal command to the DDR2 SDRAM by AL clocks.

Examples of CL = 3 and CL = 4 are shown in Figure 6; both assume AL = 0. If a READ command is registered at clock edge n, and the CL is m clocks, the data will be available nominally coincident with clock edge n+m (this assumes AL = 0).

#### FIGURE 6 - CAS LATENCY (CL)




#### **EXTENDED MODE REGISTER (EMR)**

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, on die termination (ODT) (RTT), posted AL, off-chip driver impedance calibration (OCD), DQS# enable/disable, RDQS/RDQS# enable/disable, and output disable/enable. These functions are controlled via the bits shown in Figure 7. The EMR is programmed via the LOAD MODE (LM) command and will retain the stored information

until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

The EMR must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time tMRD before initiating any subsequent operation. Violating either of these requirements could esult in unspecified operation.

#### FIGURE 7 - EXTENDED MODE REGISTER DEFINITION



#### **DLL ENABLE/DISABLE**

The DLL may be enabled or disabled by programming bit E0 during the LM command, as shown in Figure 7. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using an LM command.

The DLL is automatically disabled when entering SELF REFRESH operation and is automatically re-enabled and reset upon exit of SELF REFRESH operation. Any time the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a READ command can be issued, to allow time for the internal clock to synchronize with the external clock. Failing to wait for synchronization to occur may result in a violation of the 'AC or 'DQSCK parameters.

#### **OUTPUT DRIVE STRENGTH**

The output drive strength is defined by bit E1, as shown in Figure 7. The normal drive strength for all outputs are specified to be SSTL\_18. Programming bit E1 = 0 selects normal (full strength) drive strength for all outputs. Selecting a reduced drive strength option (E1 = 1) will reduce all outputs to approximately 60 percent of the SSTL\_18 drive strength. This option is intended for the support of lighter load and/or point-to-point environments.

#### DQS# ENABLE/DISABLE

The DQS# ball is enabled by bit E10. When E10 = 0, DQS# is the complement of the differential data strobe pair DQS/DQS#. When disabled (E10 = 1), DQS is used in a single ended mode and the DQS# ball is disabled. When disabled, DQS# should be left floating. This function is also used to enable/disable RDQS#. If RDQS is enabled (E11 = 1) and DQS# is enabled (E10 = 0), then both DQS# and RDQS# will be enabled.

#### **OUTPUT ENABLE/DISABLE**

The OUTPUT ENABLE function is defined by bit E12, as shown in Figure 7. When enabled (E12 = 0), all outputs (DQs, DQS, DQS#, RDQS, RDQS#) function normally. When disabled (E12 = 1), all DDR2 SDRAM outputs (DQs, DQS, DQS#, RDQS, RDQS#) are disabled, thus removing output buffer current. The output disable feature is intended to be used during Icc characterization of read current.

#### **ON-DIE TERMINATION (ODT)**

ODT effective resistance, RTT (EFF), is defined by bits E2 and E6 of the EMR, as shown in Figure 7. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DDR2 SDRAM controller to independently turn on/off ODT for any or all devices. RTT effective resistance values of  $50\Omega$ .  $75\Omega$ . and  $150\Omega$  are selectable and apply to each DQ, DQS/DQS#, RDQS/ RDQS#, UDQS/UDQS#, LDQS/ LDQS#, DM, and UDM/ LDM signals. Bits (E6, E2) determine what ODT resistance is enabled by turning on/off "sw1," "sw2," or "sw3." The ODT effective resistance value is elected by enabling switch "sw1," which enables all R1 values that are 150 $\Omega$  each, enabling an effective resistance of 75 $\Omega$ (RTT2(EFF) = R2/2). Similarly, if "sw2" is enabled, all R2 values that are  $300\Omega$  each, enable an effective ODT resistance of 150Ω (R<sub>TT2</sub>(EFF) = R2/2). Switch "sw3" enables R1 values of  $100\Omega$  enabling effective resistance of  $50\Omega$  Reserved states should not be used, as unknown operation or incompatibility with future versions may result.


The ODT control ball is used to determine when RTT(EFF) is turned on and off, assuming ODT has been enabled via bits E2 and E6 of the EMR. The ODT feature and ODT input ball are only used during active, active power-down (both fast-exit and slow-exit modes), and precharge powerdown modes of operation. ODT must be turned off prior to entering self refresh. During power-up and initialization of the DDR2 SDRAM, ODT should be disabled until issuing the EMR command to enable the ODT feature, at which point the ODT ball will determine the RTT(EFF) value. Any time the EMR enables the ODT function, ODT may not be driven HIGH until eight clocks after the EMR has been enabled. See "ODT Timing" section for ODT timing diagrams.

#### POSTED CAS ADDITIVE LATENCY (AL)


Posted CAS additive latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. Bits E3–E5 define the value of AL, as shown in Figure 7. Bits E3–E5 allow the user to program the DDR2 SDRAM with an inverse AL of 0, 1, 2, 3, or 4 clocks. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

In this operation, the DDR2 SDRAM allows a READ or WRITE command to be issued prior to  ${}_{1}RCD$  (MIN) with the requirement that AL d"  ${}_{1}RCD$  (MIN). A typical application using this feature would set AL =  ${}_{1}RCD$  (MIN) - 1x  ${}_{1}CK$ . The READ or WRITE command is held for the time of the AL before it is issued internally to the DDR2 SDRAM device. RL is controlled by the sum of AL and CL; RL = AL+CL. Write latency (WL) is equal to RL minus one clock; WL = AL + CL - 1 x  ${}_{1}CK$ .

#### FIGURE 8 - EXTENDED MODE REGISTER 2 (EMR2) DEFINITION



#### FIGURE 9 - EXTENDED MODE REGISTER 3 (EMR3) DEFINITION



#### **EXTENDED MODE REGISTER 2**

The extended mode register 2 (EMR2) controls functions beyond those controlled by the mode register. Currently all bits in EMR2 are reserved, as shown in Figure 8. The EMR2 is programmed via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

EMR2 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time <sub>1</sub>MRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

#### **EXTENDED MODE REGISTER 3**

The extended mode register 3 (EMR3) controls functions beyond those controlled by the mode register. Currently, all bits in EMR3 are reserved, as shown in Figure 9. The EMR3 is programmed via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

EMR3 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specifi ed time <sub>1</sub>MRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

#### **COMMAND TRUTH TABLES**

The following tables provide a quick reference of DDR2 SDRAM available commands, including CKE power-down modes, and bank-to-bank commands.



#### TABLE 3 - TRUTH TABLE - DDR2 COMMANDS

	CI	<b>KE</b>					BA1	A12			
Function	Previous Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA0	A11	A10	A9-A0	Notes
LOAD MODE	Н	Н	L	L	L	L	BA		OP CODE	<u> </u>	2
REFRESH	Н	Н	L	L	L	Н	Х	Х	Х	Х	
SELF-REFRESH Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	
SELF-REFRESH exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	7
SELF-REFRESH EXIT	_		L	Н	Н	Н	_ ^	^	^		/
Single Bank Precharge	Н	Н	L	L	Н	L	Х	Х	L	Х	2
All banks PRECHARGE	Н	Н	L	L	Н	L	Х	Х	Н	Х	
Bank Activate	Н	Н	L	L	Н	L	BA	ROW ADDRESS			
WRITE	Н	Н	L	L	Н	L	ВА	Column Address	L	Column Address	2,3
WRITE with auto precharge	Н	Н	L	Н	L	L	BA	Column Address	Н	Column Address	2,3
READ	Н	Н	L	Н	L	Н	ВА	Column Address	L	Column Address	2,3
READ with auto precharge	Н	Н	L	Н	L	Н	BA	Column Address	L	Column Address	2,3
NO OPERATION	Н	Х	L	Н	Н	Η	Х	Х	Х	Х	
Device DESELECT	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
POWER-DOWN entry	I	L	Н	Х	Х	Х	Х	Х	Х	Х	4
F OWER-DOWN CHU'Y			L	Н	Н	Н		_ ^	^	_ ^	<del></del>
POWER-DOWN exit	1	Н	Н	Х	Х	Х	Х	Х	Х	_	4
FOVVER-DOVVIN EXIL	L	П	L	Н	Н	Н	_ ^	_ ^	^	X	4

Note: 1. All DDR2-SDRAM commands are defined by staes of CS#, RAS#, CAS#, WE#, and CKE a the rising edge of the clock.

- 2. Bank addresses (BA) BA0-BA12 determine which bank is to be operated upon. BA during a LM command selects which mode register is programmed.
- 3. Burst reads or writes at BL=4 cannot be terminated or interrupted.
- 4. The power down mode does not perform any REFRESH operations. The duration of power down is therefore limited by the refresh requirements outlined in the AC parametric section.
- 5. The state of ODT does not effect the states described in this table. The ODT function is not available during self refresh. See "On Die Termination (ODT)" for details.
- 6. "X" means "H or L" (but a defined logic level)
- 7. Self refresh exit is asynchronous.

Rev. 2.0 5/07

#### **DESELECT**

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR2 SDRAM. The DDR2 SDRAM is effectively deselected. Operations already in progress are not affected.

#### **NO OPERATION (NOP)**

The NO OPERATION (NOP) command is used to instruct the selected DDR2 SDRAM to perform a NOP (CS# is LOW; RAS#, CAS#, and WE are HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### LOAD MODE (LM)

The mode registers are loaded via inputs BA1-BA0, and A12-A0. BA1-BA0 determine which mode register will be programmed. See "Mode Register (MR)". The LM command can only be issued when all banks are idle, and a subsequent execute able command cannot be issued until tMRD is met.

#### BANK/ROW ACTIVATION ACTIVE COMMAND

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA1–BA0 inputs selects the bank, and the address provided on inputs A12–A0 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

#### **ACTIVE OPERATION**


Before any READ or WRITE commands can be issued to a bank within the DDR2 SDRAM, a row in that bank must be opened (activated), even when additive latency is used. This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated.

After a row is opened with an ACTIVE command, a READ or WRITE command may be issued to that row, subject to the rRCD specification. rRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles. For example, a rRCD (MIN) specification of 20ns with a 266 MHz clock (rCK = 3.75ns) results in 5.3 clocks, rounded up to 6.

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by IRC

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by tRRD.

#### FIGURE 10 - ACTIVE COMMAND



#### **READ COMMAND**

The READ command is used to initiate a burst read access to an active row. The value on the BA1–BA0 inputs selects the bank, and the address provided on inputs A0–i (where i = A9) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

#### **READ OPERATION**

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.


During READ bursts, the valid data-out element from the starting column address will be available READ latency (RL) clocks later. RL is defined as the sum of AL and CL; RL = AL + CL. The value for AL and CL are programmable via the MR and EMR commands, respectively. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (i.e., at the next crossing of CK and CK#).

DQS/DQS# is driven by the DDR2 SDRAM along with output data. The initial LOW state on DQS and HIGH state on DQS# is known as the read preamble (RPRE). The LOW state on DQS and HIGH state on DQS# coincident with the last data-out element is known as the read postamble (RPST).

Upon completion of a burst, assuming no other commands have been initiated, the DQ will go High-Z.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued x cycles after the first READ command, where x equals BL / 2 cycles.

#### FIGURE 11 - READ COMMAND



#### WRITE COMMAND

The WRITE command is used to initiate a burst write access to an active row. The value on the BA1–BA0 inputs selects the bank, and the address provided on inputs A0–9 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

#### WRITE OPERATION

WRITE bursts are initiated with a WRITE command, as shown in Figure 12. DDR2 SDRAM uses WL equal to RL minus one clock cycle [WL = RL - 1CK = AL + (CL - 1CK)]. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered on the first rising edge of DQS following the WRITE command, and subsequent data elements will be registered on successive edges of DQS. The LOW state on DQS between the WRITE command and the first rising edge is known as the write preamble; the LOW state on DQS following the last data-in element is known as the write postamble.

The time between the WRITE command and the fi rst rising DQS edge is WL  $\pm$   $_1DQSS$ . Subsequent DQS positive rising edges are timed, relative to the associated clock edge, as  $\pm$   $_1DQSS$ .  $_1DQSS$  is specified with a relatively wide range (25 percent of one clock cycle). All of the WRITE diagrams show the nominal case, and where the two extreme cases ( $_1DQSS$  [MIN] and  $_1DQSS$  [MAX]) might not be intuitive, they have also been included. Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide continuous flow of input data. The fi rst data element from the new burst is applied after the last element of a completed burst. The new WRITE command should be issued *x* cycles after the first WRITE command, where *x* equals BL/2.

DDR2 SDRAM supports concurrent auto precharge options, as shown in Table 4.

DDR2 SDRAM does not allow interrupting or truncating any WRITE burst using BL = 4 operation. Once the BL = 4 WRITE command is registered, it must be allowed to complete the entire WRITE burst cycle. However, a WRITE (with auto precharge disabled) using BL = 8 operation might be interrupted and truncated ONLY by another WRITE burst as long as the interruption occurs on a 4-bit boundary, due to the 4n prefetch architecture of DDR2 SDRAM. WRITE burst BL = 8 operations may not to be interrupted or truncated with any command except another WRITE command.

Data for any WRITE burst may be followed by a subsequent READ command. The number of clock cycles required to meet WTR is either 2 or WTR/CK, whichever is greater. Data for any WRITE burst may be followed by a subsequent PRECHARGE command. WT starts at the end of the data burst, regardless of the data mask condition.

#### FIGURE 12 - WRITE COMMAND




TABLE 4 - WRITE USING CONCURRENT AUTO PRECHARGE

From Command (Bank n)	To Command (Bank <i>m</i> )	Minimum Delay (With Concurrent Auto Precharge)	Units
	READ OR READ w/ AP	(CL-1) + (BL/2) + <sup>t</sup> WTR	<sup>t</sup> CK
WRITE with Auto Precharge	WRITE OR WRITE w/ AP	(BL/2)	<sup>t</sup> CK
	PRECHARGE or ACTIVE	1	<sup>t</sup> CK

#### PRECHARGE COMMAND

The PRECHARGE command, illustrated in Figure 13, is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

#### PRECHARGE OPERATION

Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA1–BA0 select the bank. Otherwise BA1–BA0 are treated as "Don't Care." When all banks are to be precharged, inputs BA1–BA0 are treated as "Don't Care."


Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. RPA timing applies when the PRECHARGE (ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, RP timing applies.

#### SELF REFRESH COMMAND

The SELF REFRESH command can be used to retain data in the DDR2 SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR2 SDRAM retains data without external clocking. All power supply inputs (including VREF) must be maintained at valid levels upon entry/exit and during SELF REFRESH operation.

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering self refresh and is automatically enabled upon exiting self refresh (200 clock cycles must then occur before a READ command can be

#### FIGURE 13 - PRECHARGE COMMAND



issued). The differential clock should remain stable and meet tCKE specifications at least 1 x tCK after entering self refresh mode. All command and address input signals except CKE are "Don't Care" during self refresh.

The procedure for exiting self refresh requires a sequence of commands. First, the differential clock must be stable and meet CK specifications at least 1 x CK prior to CKE going back HIGH. Once CKE is HIGH (CLE(MIN) has been satisfied with four clock registrations), the DDR2 SDRAM must have NOP or DESELECT commands issued for XSNR because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOP or DESELECT commands for 200 clock cycles before applying any other command.

Note: Self refresh not available at military temperature.



## 2.4 Gb SDRAM-DDR2 Austin Semiconductor, Inc. AS4DDR232M72PBG

#### DC OPERATING CONDITIONS

All Voltages referenced to Vss

Parameter	Symbol	MIN	TYP	MAX	Units	Notes
Supply Voltage	V <sub>CC</sub>	1.7	1.8	1.9	V	1
I/O Supply Voltage	V <sub>CCQ</sub>	1.7	1.8	1.9	V	4
I/O Reference Voltage	$V_{REF}$	0.49 x V <sub>CCQ</sub>	0.50 x V <sub>CCQ</sub>	0.51 x V <sub>CCQ</sub>	V	2
I/O Termination Voltage	V <sub>TT</sub>	V <sub>REF</sub> - 0.04	$V_{REF}$	V <sub>REF</sub> + 0.04	V	3

#### Notes:

- 1. Vcc Vccq must track each other. Vccq must be less than or equal to Vcc.
- VREF is expected to equal Vcco/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed ± 1 percent of the DC value. Peak-to-peak AC noise on VREF may not exceed ±2 percent of VREF. This measurement is to be taken at the nearest VREF bypass capacitor.
- 3. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 4. Vccq tracks with Vcc track with Vcc.

#### **ABSOLUTE MAXIMUM RATINGS**

<u>Symbol</u>	<u>Parameter</u>		<u>Min</u>	<u>Max</u>	<u>Unit</u>
$V_{CC}$	Voltage on V <sub>CC</sub> pin relative to V <sub>SS</sub>		-1.0	2.3	V
V <sub>CCQ</sub>	Voltage on VCCQ pin relative to V <sub>SS</sub>		-0.5	2.3	V
$V_{IN}, V_{OUT}$	Voltage on any pin relative to 从s		-0.5	2.3	V
T <sub>STG</sub>	Storage Temperature		-55.0	125.0	С
T <sub>CASE</sub>	Device Operating Temperature		-55.0	125.0	С
		CMD/ADR, RAS CAS\ WE\' CS\. CKE	-10.0	10.0	uA
I <sub>I</sub>	Input Leakage current; Any input 0V<\(V_N <v_cc; 0v<\(v_1n<0.95v;="" input="" not="" other="" pins="" test="0V\)&lt;/td" under="" v_{ref}\)=""><td>CK, CK\</td><td>-10.0</td><td>10.0</td><td>uA</td></v_cc;>	CK, CK\	-10.0	10.0	uA
		DM	-5	5	uA
I <sub>QZ</sub>			-10	10	uA
I <sub>VREF</sub>			-10	10	uA

#### **INPUT / OUTPUT CAPACITANCE**

 $T_A = 25$ °C, f = 1 MHz,  $V_{CC} = V_{CCQ} = 1.8V$ 

Parameter	Symbol	Max	Unit
Input capacitance (A0-A12, BA0-BA1)	C <sub>ADDR</sub>	28	pF
Input capacitance (CS#, RAS#, CAS#, WE#, CKE, ODT)	C <sub>IN1</sub>	10	pF
Input capacitance CK, CK#	C <sub>IN2</sub>	8	pF
Input capacitance DM, DQS, DQS#	C <sub>IN3</sub>	10	pF
Input capacitance DQ0-71	C <sub>OUT</sub>	12	pF

Rev. 2.0 5/07

#### INPUT DC LOGIC LEVEL

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Unit
Input High (Logic 1) Voltage	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.125	$V_{CCQ} + 0.300$	V
Input Low (Logic 0) Voltage	V <sub>IL</sub> (DC)	-0.300	V <sub>REF</sub> - 0.125	V

#### **INPUT AC LOGIC LEVEL**

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Unit
AC Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V <sub>IH</sub> (AC)	V <sub>REF</sub> + 0.250		V
AC Input High (Logic 1) Voltage DDR2-667	V <sub>IH</sub> (AC)	V <sub>REF</sub> + 0.200		V
ACInput Low (Logic 0) Voltage DDR2-400 & DDR2-533	V <sub>IL</sub> (AC)		V <sub>REF</sub> - 0.250	V
AC Input Low (Logic 1) Voltage DDR2-667	V <sub>IL</sub> (AC)		V <sub>REF</sub> - 0.200	V

#### **DDRII ICC SPECIFICATIONS AND CONDITIONS**

Parameter		Symbol	-3	-38	-5	Units
Operating Current: One bank active-precharge		<u> </u>				<u> </u>
tCL=tCK(ICC), tRC=tRC(ICC), tRAS=tRAS MIN(IC HIGH, CS\ is HIGH between valid commands; Addi switching, Data bus switching		ICC0	600	550	500	mA
Operating Current: One bank active-READ-prec current IOUT=0ma; BL=4, CL=CL(ICC), AL=0; tCK = tCK(I tRC(ICC), tRAS=tRAS MIN(ICC), tRCD=tRCD(ICC HIGH, CSI is HIGH between valid commands; Addi switching; Data bus is switching	CC), tRC- ); CKE is	ICC1	750	650	600	mA
Precharge POWER-DOWN current  All banks idle; tCK-tCK(ICC); CKE is LOW; Other caddress bus inputs are stable; Data bus inputs are		ICC2P	30	30	30	mA
Precharge quiet STANDBY current						
All banks idle; tCK=tCK(ICC); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating		ICC2Q	275	225	175	mA
Precharge STANDBY current						
All banks idle; tCK-=tCK(ICC); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are switching; Data bus nputs are switching		ICC2N	300	250	200	mA
Active POWER-DOWN current  All banks open; tCK=tCK(ICC); CKE is LOW;	MRS[12]=0	10005	175	150	125	
Other control and address inputs are stable; Data bus inputs are floating	MRS[12]=1	ICC3P	40	40	40	mA
Active STANDBY current						
All banks open; tCK=tCK(ICC), tRAS MAX(ICC), tRP=tRP(ICC); CKE is HIGH, CS\ is HIGH betweer commands; Other control and address bus inputs a switching; Data bus inputs are switching		ICC3N	325	275	225	mA
Operating Burst WRITE current						
All banks open, continuous burst writes; BL=4, CL= tRP=tRP(ICC); CKE is HIGH, CS\ is HIGH betwwn commands; Address bus inputs are switching; Data inputs are switching	valid	ICC4W	850	700	600	mA
Operating Burst READ current						
All banks open, continuous burst READS, lout=0m. CL=CL(ICC), AL=0; tCL=tCK(ICC), tRAS=tRAS MAtRP=tRP(ICC); CKE is HIGH, CS\ is HIGH betwwn commands; Address and Data bus inputs switching	X(ICC), valid	ICC4R	850	700	600	mA
Burst REFRESH current						
tCK=tCK(ICC); refresh command at every tRFC(IC CKE is HIGH, CS\ is HIGH betwwn valid command control, Address and Data bus inputs are switching	s; Other	ICC5	725	675	625	mA
Self REFRESH current						
CK and CK\ at 0V; CKE =0.2V; Other control, add data inputs are floating</td <td>ICC6</td> <td>30</td> <td>30</td> <td>30</td> <td>mA</td>	ICC6	30	30	30	mA	
Operating bank Interleave READ current: All bank interleaving READS, IOUT = 0mA; BL=4, CL=CL(ICC), AL=IRCD(ICC)-1xtCK(ICC); tCK-EK, RC=tRC(ICC), tRRD=tRRD(ICC); CKE is HIGH, C between valid commands; Address bus inputs are siduring deselects; Data bus inputs are switching	S\ is HIGH	ICC7	1200	1200	1200	mA


#### **AC OPERATING SPECIFICATIONS**

				-	3	-3	38	-	·5	
				333MHz/	667Mbps	266MHz/	567Mbps	200MHz/	400Mbps	
	<u>Parameter</u>		Symbol	MIN	MAX	MIN	MAX	MIN	MAX	<u>Units</u>
	Clock Cycle Time	CL=5	tCK <sub>AVG</sub>	3	8					ns
		CL=4	tCK <sub>AVG</sub>	3.75	8	3.75	8	5	8	ns
Clock		CL=3	tCK <sub>AVG</sub>	5	8	5	8	5	8	ns
ဗိ	Clock High Time	ı	tCH <sub>AVG</sub>	0.48	0.52	0.48	0.52	0.48	0.52	tCK
	Clock Low Time		tCL <sub>AVG</sub>	0.48	0.52	0.48	0.52	0.48	0.52	tCK
	Half Clock Period	Min of	tHP	tCH,tCL	****	tCH,tCL		tCH,tCL		ps
	Clock Jitter - Period	I.	tJIT <sub>PER</sub>	-125	125	-125	125	-125	125	ps
	Clock Jitter - Half Period		tJIT <sub>DUTY</sub>	-125	125	-125	125	-150	150	ps
tter	Clock Jitter - Cycle to Cycle		tJIT <sub>CC</sub>		50		250 250		ps	
Clock Jitter	Cumulative Jitter error, 2 Cycles		tERR <sub>2PER</sub>	-175	175	-175	175	-175	175	ps
30	Cumulative Jitter error, 4 Cycles		tERR <sub>4PER</sub>	-250	250	-250	250	-250	250	ps
ᄗ	Cumulative Jitter error, 6-10 Cycles		tERR <sub>10PER</sub>	-350	350	-350	350	-350	350	ps
			tERR <sub>50PER</sub>	-350 -450	450	-450	450	-350 -450	450	
	Cumulative Jitter error, 11-50 Cycles  DQ hold skew factor		tQHS	-450	340	-450	400	-450	450	ps
	DQ output access time from CK/CK\	tAC	-450	450	-500	500	-600	600	ps ps	
	Data-out High-Z window from CK/CK\		tHZ	-430	tAC(MAX)	-300	tAC(MAX)	-000	tAC(MAX)	ps ps
	DQS Low-Z window from CL/CK\	tLZ <sub>1</sub>	tAC(MIN)	tAC(MAX)	tAC(MIN)	tAC(MAX)	tAC(MIN)	tAC(MAX)	ps ps	
	DQ Low-Z window from CK/CK\	tLZ <sub>2</sub>	2*tAC(MIN)	tAC(MAX)	2*tAC(MIN)	` '	2*tAC(MIN)	tAC(MAX)		
DATA	DQ and DM input setup time relative to DQS		100	IAC(IVIAX)	100	tAC(MAX)	150	IAC(IVIAA)	ps	
Δ	·		tDS <sub>JEDEC</sub>							ps
	DQ and DM input hold time relative to DQS		tDS <sub>JEDEC</sub>	175		225		275		ps
	DQ and DM input pulse width (for each input)		tDIPW	0.35		0.35		0.35		tCK
	Data Hold skew factor		tQHS		340		400		450	ps
	DQ-DQS Hold, DQS to first DQ to go non valid, per	r access	tQH	tHP-tQHS		tHP-tQHS		tHP-tQHS		ps
	Data valid output window (DVW)		tDVW	tQH-tDQSQ		tQH-tDQSQ		tQH-tDQSQ		ps
	DQS input-high pulse width		tDQSH	0.35		0.35		0.35		tCK
	DQS input-low pulse width		tDQSL	0.35		0.35		0.35		tCK
	DQS output access time from CK/CK\		tDQSCK	-400	400	-400	400	-450	450	ps
a	DQS falling edge to CK rising - setup time		tDSS	0.2		0.2		0.2		tCK
Strobe	DQS falling edge from CK rising-hold time		tDSH	0.2		0.2		0.2		tCK
Ţ,	DQS-DQ skew, DQS to last DQ valid, per group, per	er access	tDQSQ		240		300		350	ps
	DQ3 READ preamble		tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	tCK
DATA	DQS READ postamble		tRPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK
2	WRITE preamble setup time		tWPRES	0		0		0		ps
	DQS WRITE preamble		tWPRE	0.35		0.25		0.25		tCK
	DQS WRITE postamble		tWPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK
	Positive DQS latching edge to associated Clock ed	lge	tDQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	tCK
	WRITE command to first DQS latching transition			WL-tDQSS	WL+tDQSS	WL-tDQSS	WL+tDQSS	WL-tDQSS	WL+tDQSS	tCK

#### **AC OPERATING SPECIFICATIONS (CONTINUED)**

			-3		-38		-5		
			333MHz/667Mbps		266MHz/567Mbps		200MHz/400Mbps		
	<u>Parameter</u>	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	<u>Units</u>
	Address and Control input puslse width for each input	tIPW	0.6		0.6		0.6		tCK
	Address and Control input setup time	tIS <sub>JEDEC</sub>	200		250		350		ps
	Address and Control input hold time	tIH <sub>JEDEC</sub>	275		375		475		ps
SS	CAS\ to CAS\ command delay	tCCD	2		2		2	<del>                                     </del>	ps
묎	ACTIVE to ACTIVE command (same bank)	tRC	55		55		55		ps
ADDRES	ACTIVE bank a to ACTIVE bank b Command	tRRD	10		10		10		tCK
₹	ACTIVE to READ or WRITE delay	tRCD	15		15		15		ns
and	4-Bank activate period	tFAW	50		50		50		ns
۵	ACTIVE to PRECHARGE	tRAS	40	70000	10	70000	40	70000	ns
Z	Internal READ to PRECHARGE command delay	tRTP	7.5		7.5		7.5		ns
È	WRITE recovery time	tWR	15		15		15		ns
COMMAND	Auto PRECHARGE WRITE recovery+PRECHARGE time	tDAL	tWR + tRP		tWR + tRP		tWR + tRP		ns
Ö	Internal WRITE to READ command delay	tWTR	7.5		7.5		10		ns
	PRECHARGE command period	tRP	15		15		15	<b>.</b>	ns
	PRECHARGE ALL command period	tRPA	tRP+tCL		tRP+tCL		tRP+tCL		ns
	LOAD MODE, command Cycle time	tMRD	2		2		2	1	tCK
	CKE LOW to CK, CK\ uncertainty	tDELAY	tIS + t0	CL + tIH	tIS + to	CL + tIH	tIS + t0	CL + tIH	ns
동	REFRESH to ACTIVE or REFRESH to REFRESH	tRFC	105	70000	105	70000	105	70000	ns
R	command Interval	4DEEL		7.0		7.0		7.0	
REFRESH	Average periodic REFRESH interval [Industrial temp]	tREFI <sub>IT</sub>		7.8		7.8		7.8	us
~	Average periodic REFRESH interval [Enhanced temp]	tREFI <sub>ET</sub>		TBD		3.9		3.9	us
	Average periodic REFRESH interval [Extended temp]	tREFI <sub>XT</sub>		TBD		TBD		3.9	us
HS:	Exit SELF REFRESH to non READ command	tXSNR	tRFC(min)+ 10		tRFC(min)+ 10		tRFC(min)+ 10		ns
REFRESH	Exit SELF REFRESH to READ command	tXSRD	200		200		200		tCK
S. R	Exit SELF REFRESH timing reference	tISXR	tIS		tIS		tIS		ps
	ODT turn-on delay	tAOND	2	2	2	2	2	2	tCK
	ODT turn-on delay	tAOND	tAC(min)	tAC(max)+7 00	tAC(min)	tAC(max)+1 000	tAC(min)	tAC(max)+1 000	ps
	ODT turn-off delay	tAOPD	2.5	2.5	2.5	2.5	2.5	2.5	tCK
	ODT turn-off delay	tAOF	tAC(min)	tAC(max)+6 00	tAC(min)	tAC(max)+6 00	tAC(min)	tAC(max)+6 00	ps
TOO	ODT turn-on (power-down mode)	tAONPD	tAC(min) + 2000	2 x tCK + tAC(max)+1 000	tAC(min) + 2000	2 x tCK + tAC(max)+1 000	tAC(min) + 2000	2 x tCK + tAC(max)+1 000	ps
	ODT turn-off (power-down mode)	tAQFPD	tAC(min) + 2000	2.5 x tCK + tAC(max)+1 000	tAC(min) + 2000	2.5 x tCK + tAC(max)+1 000	tAC(min) + 2000	2.5 x tCK + tAC(max)+1 000	ps
	ODT to power-down entry latency	tANPD	3		3		3		tCK
	ODT power-down exit latency	tAXPD	8		8		8		tCK
	ODT enable from MRS command	tMOD	12		12		12		ns
PWRDN	Exit active POWER-DOWN to READ command, MR[12]=0	tXARD	2		2		2		tCK
	Exit active POWER-DOWN to READ command, MR[12]=1	tSARDS	7 - AL		6 - AL		6 - AL		tCK
	Exit PRECHARGE POWER-DOWN to any non READ	tXP	2		2		2		tCK
	CKE Min. HIGH/LOW time	tCLE	3		3		3		tCK

#### **MECHANICAL DIAGRAM**



#### ORDERING INFORMATION

Part Number	Core Fregency	Data Rate	Device Grade	<u>Availability</u>
AS4DDR232M72PBG-3/IT	333MHz	667Mbps	Industrial	Full Production
AS4DDR232M72PBG-38/IT	266MHz	533Mbps	Industrial	Full Production
AS4DDR232M72PBG-5/IT	200MHZ	400Mbps	Industrial	Full Production
AS4DDR232M72PBG-3/ET	333MHz	667Mbps	Enhanced	Full Production
AS4DDR232M72PBG-38/ET	266MHz	533Mbps	Enhanced	Full Production
AS4DDR232M72PBG-5/ET	200MHZ	400Mbps	Enhanced	Full Production
AS4DDR232M72PBG-3/XT	333MHz	667Mbps	Extended (Mil-Temp)	Full Production
AS4DDR232M72PBG-38/XT	266MHz	533Mbps	Extended (Mil-Temp)	Full Production
AS4DDR232M72PBG-5/XT	200MHZ	400Mbps	Extended (Mil-Temp)	Full Production
AS4DDR232M72PBGR-3/IT	333MHz	667Mbps	Industrial - RoHS	Full Production
AS4DDR232M72PBGR-38/IT	266MHz	533Mbps	Industrial - RoHS	Full Production
AS4DDR232M72PBGR-5/IT	200MHZ	400Mbps	Industrial - RoHS	Full Production
AS4DDR232M72PBGR-3/ET	333MHz	667Mbps	Enhanced - RoHS	Full Production
AS4DDR232M72PBGR-38/ET	266MHz	533Mbps	Enhanced - RoHS	Full Production
AS4DDR232M72PBGR-5/ET	200MHZ	400Mbps	Enhanced - RoHS	Full Production
AS4DDR232M72PBGR-3/XT	333MHz	667Mbps	Extended - RoHS	Full Production
AS4DDR232M72PBGR-38/XT	266MHz	533Mbps	Extended - RoHS	Full Production
AS4DDR232M72PBGR-5/XT	200MHZ	400Mbps	Extended - RoHS	Full Production


IT = <u>Industrial</u> = Full production, Industrial class integrated component, fully operable across -40C to +85C

ET = Enhanced = Full production, Enhanced class integrated component, fully operable across -40C to +105C

**XT =** Extended = Full production, Mil-Temperature class integrated component, fully operable across -55C to +125C

<sup>\*</sup> Contact ASI Sales Rep for IBIS Models

<sup>\*</sup> Contact ASI Sales Rep for Thermal Models



#### **DOCUMENT TITLE**

2.4Gb, 32M x 72, DDR2 SDRAM, 25mm x 32mm - 255 PBGA Multi-Chip Package [iPEM]

#### **REVISION HISTORY**

Pg. 1-Add DDR2 to Data Rate Feature	Spec.	Status Advance Advance
Page 3: pin definition, placement diagral label corrections Revision Page: correct datasheet level to from ADVANCED to ADVANCE	am term	Advance
Change(s) Page1 Removed notes paragrah regarding the product being under development. Page 2 Pin definition location G12 reads: CAS\s Pin definition location G15 reads: CLK\s Page 3 Symbol Locations CKx, CKx\ Remove F13, F2 Add L13, L2, K1 CASx\ Remove K4 Add M9	February 2007  should read: CAS1\	Preliminary
Change(s) Page 21 Updated Absolute Maximum Ratings & In Page 26 Updated DDRII ICC Specifications and C Page 27	Conditions	
	Initial Release Change (s) All pages-Header: change DDR to DDR Pg. 1-Add DDR2 to Data Rate Feature All pages-Footer: update revision history Change (s) Page 1: corrected part number error in feature list for total weight Page 2: corrected typo in first paragraph Page 3: pin definition, placement diagral label corrections Revision Page: correct datasheet level of from ADVANCED to ADVANCE All Pages: Footer: update revision, date Change(s) Page 1 Removed notes paragrah regarding the product being under development. Page 2 Pin definition location G12 reads: CAS\s Pin definition location G15 reads: CLK\s Page 3 Symbol Locations CKx, CKx\ Remove F13, F2 Add L13, L2, K1 CASx\ Remove K4 Add M9 VSS Add H5, H13 Change(s) Page 21 Updated Absolute Maximum Ratings & In Page 26 Updated DDRII ICC Specifications and C Page 27	Initial Release Change (s) Algust 2006 Change (s) All pages-Header: change DDR to DDR2 Pg. 1-Add DDR2 to Data Rate Feature Spec. All pages-Footer: update revision history table Change (s) Change (s) Cotober 2006 Page 1: corrected part number error in feature list for total weight Page 2: corrected typo in first paragraph Page 3: pin definition, placement diagram label corrections Revision Page: correct datasheet level term from ADVANCED to ADVANCE All Pages: Footer: update revision, date history Change(s) February 2007 Page 1 Removed notes paragrah regarding the product being under development. Page 2 Pin definition location G12 reads: CAS\ should read: CAS1\ Pin definition location G15 reads: CLK\ should read: CLK1\ Page 3 Symbol Locations CKx, CKx\ Remove F13, F2 Add L13, L2, K1 CASx\ Remove K4 Add M9 VSS Add H5, H13 Change(s) May 2007 Page 21 Updated Absolute Maximum Ratings & Input / Output Capacita Page 26 Updated DDRII ICC Specifications and Conditions